The Premises-Homogenous and Heterogeneous Systems-on-Chip and their interconnection networksThe Network-on-Chip approach L Internal network contention causes (often unpredictable) latency.L The network has a significant silicon area.L Bus-oriented IPs need smart wrappers.L Software needs clean synchronization in multiprocessor systems.L System designers need reeducation for new concepts.